
Micrel, Inc.
KSZ8842-PMQL/PMBL
October 2007
68
M9999-100207-1.5
PHY 1 Auto-Negotiation Link Partner Ability Register (Offset 0x04DA): P1ANLPR
This register contains the auto-negotiation link partner ability for the switch port 1 function.
Bit
Default
R/W
Description
Is the same as:
15
0
RO
Next page
Not supported
14
0
RO
LP ACK
Not supported
13
0
RO
Remote fault
Not supported
12:11
0
RO
Reserved
10
0
RO
Pause
Link partner pause capability
P1SR, bit 4
9
0
RO
Reserved
8
0
RO
Adv 100 Full
Link partner 100 full capability
P1SR, bit 3
7
0
RO
Adv 100 Half
Link partner 100 half capability
P1SR, bit 2
6
0
RO
Adv 10 Full
Link partner 10 full capability
P1SR, bit 1
5
0
RO
Adv 10 Half
Link partner 10 half capability
P1SR, bit 0
4 – 0
0_0000
RO
Reserved
PHY 2 MII Basic Control Register (Offset 0x04E0): P2MBCR
This register contains the MII control for the switch port 2 function.
Bit
Default
R/W
Description
Is the same as:
15
0
RO
Soft reset
Not supported
14
0
RW
Loop back
1 = perform loop back, as indicated:
Start: RXP2/RXM2 (port 1)
Loop back: PMD/PMA of port 2’s PHY
End: TXP2/TXM2 (port 1)
0 = normal operation.
P2CR4, bit 8
13
0
RW
Force 100
1 = 100 Mbps if AN is disabled (bit 12)
0 = 10 Mbps if AN is disabled (bit 12)
P2CR4, bit 6
12
1
RW
AN enable
1 = Auto-negotiation enabled
0 = Auto-negotiation disabled
11
0
RW
Power down
1 = Power down the PHY 2
0 = Normal operation
P2CR4, bit 11
10
0
RO
Isolate
Not supported